



INFORMATION CITED BY APPLICANTS THAT MAY BE MATERIAL TO THE
PROSECUTION OF THE SUBJECT APPLICATION

Applicants: Y. Arima et al. Attorney Docket No. SUSU121795
Application No.: 10/674,951 Group Art Unit: 2811
Filed: September 30, 2003
Title: INTEGRATED CIRCUIT DEVICE

FOREIGN PATENT DOCUMENTS

*Examiner Cite Initial No.	Document No.	Kind Code	Publication Date (mm/dd/yyyy)	Country	English Abstract Translation Provided Provided
<u>MP</u> F1	10-78836	A	03/24/1998	Japan	
<u>MP</u> F2	2000-82014	A	03/21/2000	Japan	

OTHER INFORMATION

(Including Author, Title, Date, Pertinent Pages, Etc.)

*Examiner Initial	Cite No.	
<u>MP</u>	O1	Kosonocky, S.V., et al., "Enhanced Multi-Threshold (MTCMOS) Circuits Using Variable Well Bias," <i>The International Symposium on Low Power Electronics and Design 2001</i> , Huntington Beach, California, August 6-7, 2001, pp. 165-169.
<u>MP</u>	O2	Shivakumar, P., et al., "Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic," <i>Proceedings of the International Conference on Dependable Systems and Networks</i> , Washington, D.C., June 23-26, 2002.

Examiner

Date Considered

John P. Irving

1/24/06

*Examiner: Initial if reference considered, whether or not citation is in conformance with M.P.E.P. § 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



**INFORMATION CITED BY APPLICANTS THAT MAY BE MATERIAL TO THE
PROSECUTION OF THE SUBJECT APPLICATION**

Applicants: Y. Arima et al. Attorney Docket No. SUSU121795
Application No.: 10/674,951 Group Art Unit: 2133
Filed: September 30, 2003 Examiner: Albert Decady
Title: INTEGRATED CIRCUIT DEVICE

FOREIGN PATENT DOCUMENTS

*Examiner Cite Initial	No.	Document No.	Kind Code	Publication Date (mm/dd/yyyy)	Country	English	
						Abstract Provided	Translation Provided
<i>JPL</i>	F3	2002-182803	A	06/28/2002	JP	X	
<i>JPL</i>	F4	2001-350672	A	12/21/2001	JP	X	
<i>JPL</i>	F5	2000-163320	A	06/16/2000	JP	X	
<i>JPL</i>	F6	10-78836	A	03/24/1998	JP	X	
<i>JPL</i>	F7	9-44277	A	02/14/1997	JP	X	
<i>JPL</i>	F8	6-139153	A	05/20/1994	JP	X	
<i>JPL</i>	F9	5-108496	A	04/30/1993	JP	X	

Examiner

Date Considered

John P. Trump

1/26/06

*Examiner: Initial if reference considered, whether or not citation is in conformance with M.P.E.P. § 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

JMS:snh

LAW OFFICES OF
CHRISTENSEN O'CONNOR JOHNSON KINDNESS^{LLC}
1420 Fifth Avenue
Suite 2800
Seattle, Washington 98101
206.682.8100



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Y. Arima et al.

Attorney Docket No.: SUSU121795

Application No.: 10/674,951

Group Art Unit: 2811

Filed: September 30, 2003

Title: INTEGRATED CIRCUIT DEVICE

INFORMATION DISCLOSURE STATEMENT

Seattle, Washington 98101

TO THE COMMISSIONER FOR PATENTS:

Applicants are aware of the information listed in the attached form that may be material to the prosecution of the above-identified patent application.

1. X Copies of the listed publications and other information are enclosed for the Examiner's use.
2. X A concise explanation of the relevance of documents Cites No. F1 and F2 (which are not in the English language), as presently understood by the individual designated under 37 C.F.R. § 1.56(c) most knowledgeable about its content, is provided in the specification of the above-identified application.
3. X Pursuant to 37 C.F.R. § 1.97(b), this Information Disclosure Statement is being filed before the mailing date of a first Office Action on the merits.

Respectfully submitted,

CHRISTENSEN O'CONNOR
JOHNSON KINDNESS^{PLLC}

Jeffrey M. Sakoi

Registration No. 32,059

Direct Dial No. 206.695.1713

I hereby certify that this correspondence is being deposited with the U.S. Postal Service in a sealed envelope as first class mail with postage thereon fully prepaid and addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on the below date.

Date: 1/8/04